N'N

MAX

A SPACE STATION COMPUTER OPTION

D.B.Smith R.D.Rasmussen

10



GENERAL PURPOSE SPACE COMPUTING

Typified by most

engineering subsystems

payloads other "intelligent" devices

Specifically excludes

top end, special-purpose signal processors

low end, in-circuit µ-processor applications



CHARACTERIZED BY

- Embedded, real-time applications
- Both synchronous, cyclic operation and asynchronous, event driven operation
- Both computationally intensive (e.g. signal processing, quidance) and data intensive (e.g. command and telemetry) processing
- Wide range of throughput and memory requirements
- to full, uninterruptable operation through faults or Range of fault tolerance requirements from none damage
- Maintainability, including capability for on-line substitution in critical systems



MARDWARE FEATURES

- General purpose computer module
- Small, light weight, & low power
- Radiation hard & single event upset immune
- # 1 Million Whetstone equivalent instructions per second (floating point)
 - second (Tivatiliy poliit.)
 256 Kbytes (expandable) memory
- High speed communication ports & memory mapped I/0
- Global semaphore capability without shared memory
- Special features support
- Multi-computer concurrency
- Software implemented fault tolerance
- Spatial distribution for damage tolerance



MAK SOFTWARE FEATURES

Conventional programming and test environments

Layered software design supporting

high level languages

real time, multi-tasking & task migration

packet communication


data management

- concurrency

- fault tolerance

Optional low resolution data-flow concurrency support

PLAN DEVELOPMENT PLAN








IMPLEMENTATION OPTIONS

- Low power bipolar devices are susceptible to single event upset
- Preferred device technology is CMOS
- High density CMOS is fast, but low power
 - Can be made single event upset immune
- Existing CMOS part sets include
- Epic bit-slice family & related parts
- 2900 family bit-slice component emulations
- 8085, 80C86 and 1802 µ-processors (& selected Custom standard cell and gate array components peripheral parts)
- Memory components
- Comparable VHSIC components in development





- Series 32000" and supporting devices by Sandia 2 micron (10-15 MHz) CMOS emulation of National National Laboratories
- 32032 and 32016 µ-processors
- 32081 Floating Foint Unit 32201 Timing Control Unit
- 32202 Interrupt Control Unit (plus timers & 1/0)
- 8Kx8 static RAM, 32Kx8 ROM, 32Kx8 EEPROM, & non-volitile RAM
- 1K (and 2.5K -10K?) gate array
- Standard cells (up to 30,000 transisters per chip)
- Miscellaneous glue chips (buffer, latch, decoder, byte
- Bus arbiter & DMA controller under consideration I
- Replacement compatible with commercial versions



ADVANTAGES

- Prototyping can begin now with commercial parts
- Throughput comparable to VAX-11/750 (* 1 MIPS)
- Modern architecture explicitly and efficiently supporting
 - modular programming
- structured language control flow, ofc... complex data structures

Result > lower cost, more compact, more reliable code

- Small chip count and small physical size
- Clean support for custom slave processors
- Wide range of commercially available support tools
 - integration (NSC is a VHSIC phase I subcontractor to WEC) Potential direct path to subsequent VHSIC level





- Total dose hardness of 1 x 106 Rads (Si)
- No upset to 1 x 109 Rads (Si) /sec
- No upset from 140 MeV Krypton, any angle



SANDIA DEVELOPMENT PLAN

- NSC enthusiastic and involved in program (contract not yet signed as of March 85)
- components (except 32032) available by fourth quarter Engineering samples of 32016 and all other of 1988
- 32032 available by second quarter 1989
- Six months from engineering samples to production quantities
- JPL considering test & qualification of commercial parts (both NSC & second source TI) for acceptibility in low dose environments